Abstract| A methodology for the automatic synthesis of full-custom IC layout with analog constraints is presented. The methodology guarantees that all performance constraints are met when feasible, or otherwise infeasibility is detected as soon as possible, thus providing a robust and e cient design environment. In the proposed approach, performance speci cations are translated into lower level bounds on parasitics or geometric parameters, using sensitivity analysis. Bounds can be used by a set of specialized layout tools performing stack generation, placement, routing and compaction. For each tool, a detailed description is provided of its functionality, of the way constraints are mapped and enforced, and of its impact on the design ow. Examples drawn from industrial applications are reported to illustrate the e ectiveness of the approach.
I. Introduction
The layout of analog circuits is intrinsically more di cult than the digital one. High performance can be achieved by taking advantage of the physical characteristics of integrated devices and of the correlation between electrical parameters and their variations due to statistical uctuations of the manufacturing process. Device matchings, parasitics, thermal and substrate e ects must all be taken into account. The nominal values of performance functions are subject to degradation due to a large number of parasitics which are generally di cult to estimate accurately before the actual layout is completed. With severe performance degradation, some speci cations may not be satis ed, thus jeopardizing the functionality of larger designs of which the circuit is a relevant component.
At . Although these generators cover a substantial fraction of the analog circuits needed in most industrial applications, a more general approach, able to cope with arbitrary architecture and full custom layout, is often needed. A variety of approaches inherited from the digital CAD world, with placement based on slicing structures and channel routing, have been proposed: in macro-cell 10] and standard-cell 11], 12], 13] approaches, capacitive coupling between interconnections is minimized during global routing by allocating sensitive nets to separate channels. In ilac 14] , the layout generator for the analog synthesis system idac 15 ] the layout is based on the generation of specialized pre-de ned modules. Knowledge-based approaches, such as the ones presented in salim 16 ], ladies 17] and blades 18] , rely heavily on the user's expertise. In 19] , a gridless channel-router is described, where great importance is given to parasitic control during routing: capacitance bounds between nets are preserved by setting the minimum separation between horizontal segments in a channel, and by ordering them to avoid crossovers (if possible). In 20] , cross-coupling minimization is the routing target, while stray resistances are controlled by means of variable wire-segment widths. In stat 21] and in koan/anagram 22], placement and routing rely on weighted parasitic minimization and matching constraint enforcement. Area routing and unconstrained placement with abutment capability provide the layout with high exibility and good area performance. However, no clear strategy is indicated for the de nition of parasitic weights, of routing schedule and matching constraints. This information must be supplied by the user, on the ground of his/her experience and knowledge of the circuit behavior. Finally, most of the systems cited above produce non-compacted layouts. Unconstrained compaction can degrade parasitics by modifying the spacings between interconnections and matched devices. So far, few approaches 23] have been reported which face, at least in part, the multi-constrained analog compaction problem.
A set of tools able to guarantee that constraints are met in a reasonable number of applications would have a considerable impact, since analog designers need to trust a tool to meet their specs before using it. Analog CAD tools, like their digital counterparts, must guarantee to meet all specs, or otherwise to detect as soon as possible infeasibility and its causes. Only recently constraint-driven layout generation tools 24 29] . In this paper, a methodology and the supporting tools 30] for performance-driven layout synthesis are presented. In the methodology, high-level constraints are automatically translated into a set of low-level bounds on the parameters (i.e. parasitics and geometry) that can be effectively controlled during layout synthesis. Design choices are taken trying to detect infeasible con gurations as early as possible. After each stage of the design, further elaboration is allowed only if the partial design can meet all performance speci cations. While the tools supporting the methodology have been presented 28], 27], 31], 32], 33], 34], so far no paper has been published to present an overall view of the layout methodology. Moreover, to the best of our knowledge this paper is the rst comprehensive presentation of a fully integrated performance-driven analog layout system and of the tools supporting it, targeted toward a general set of applications.
The top-down layout design ow is illustrated in Fig.1 . At each step, the existence of a feasible con guration is checked and high-level constraints are translated into a set of bounds on low-level parameters. Sensitivity analysis and parasitic estimates are used to determine feasible bounds. Among all the possible sets of bounds, the one maximizing the exibility of the tool to be used is chosen. Flexibility is a function which measures how easily the tool is able to meet the given set of constraints. In feedback paths, infeasible solutions are analyzed to increase the accuracy of the parameter estimates used for bound generation.
Each layout phase is organized as illustrated in Fig.2 . The design task is constrained by a set of input speci cations, which are either high-level performance speci cations or additional design constraints introduced by other layout phases. Constraints are translated into a set of bounds on parasitics by a constraint generator, based on estimates of the feasible values of each parasitic. These bounds drive each tool independently. The resulting layout is then analyzed to check whether performance speci cations have actually been met. If some constraint has been violated, the values of the extracted parasitics can provide more accurate estimates to the constraint generator. The constraint generator also executes the feasibility check. In fact, low-level bounds must be feasible, i.e. they must lay between the minimum and maximum possible values estimated for the parameters. Such early detection of infeasibility provides an e cient control of design iterations, thus minimizing overall computation time. Feedback control paths provide previous design phases with information on those critical parasitics for which it was not possible to determine feasible bounds with the current con guration.
In this paper, several tools supporting the methodology are described. The basic algorithms employed by the tools are described, while detailed discussion on each tool can be found in the referenced literature. Emphasis is given to techniques and algorithms for the management of analog constraints, and to their coordination in the design ow. The organization of this paper is as follows. Section II presents an overview of sensitivity analysis and on the techniques for constraint translation to low-level bounds. The constraint generator parcar is described in Section III. In the following sections, the constraint-driven tools are described. The placement tool puppy-a is described in Section IV, the routers art and road are presented in Section V, and the compactor sparcs-a is in Section VI. Experimental results on industrial-strength benchmarks are reported in Section VII, followed by conclusions in Section VIII.
II. Sensitivity Analysis and Constraint Generation
Constraint generation is the translation of high-level performance speci cations into bounds on low-level layout parameters, such as parasitics, wire and device spacing, and symmetries.
High-level performance constraints are expressed as maximum allowed degradations from nominal values, due to process variance and to the parasitics introduced in the de nition of layout details. Both absolute parasitic values and mismatch play a role in the deviation of performance functions from their nominal behavior. If some regularity assumptions are satis ed, the relative importance of each parameter can be expressed by the sensitivity of performance functions with respect to the parameters.
We denote by N p the number of layout parameters, by (1) Before the de nition of layout details, one cannot take advantage of the possible cancellation e ects due to positive 1 Here and in what follows the non-normalized notation, rst used in 28], is used for sensitivities, without loss of generality. and negative sensitivities for di erent parasitics. Hence, each performance constraint is modeled only with respect to the parasitics whose sensitivity is either positive or negative, depending on the sign of the constraint itself. In the general problem formulation, performance constraints are modeled by the following inequalities 2 : K(p) ? K + 0 (2) K(p) + K ? 0 (3) where K + and K ? are the vectors of constraints, in absolute value, on the degradation of performance functions K(p) in the positive and negative direction respectively.
They can be di erent and one of them can eventually be in nite. By substituting the linearized expression (1) in inequalities (2) and (3) In the remainder of this paper the`+' and`?' signs have been omitted in the notations of sensitivities and constraints. Expressions (4) and (5) 
The solution of equation (7), subject to the feasibility constraints (8) , is called the constraint-generation problem. The notation adopted in this paper, for frequently used parasitics and performance functions, is reported in Table 1. 2 The notation A 0 means that every element of array A is a real number not greater than 0. Similarly, A 0 indicates that every element of A is a non-negative real number.
III. The Constraint Generator
In general, an in nite number of solutions exist for the constraint-generation problem. Parcar 28] is a constraint-generator, namely a tool able to nd a solution to the constraint-generation problem under particular assumptions. Among all solutions, parcar chooses the one maximizing the layout tool exibility, which is a measure of how easily the tool is able to meet the constraints. To explain this concept, suppose that the bound for a given parasitic p j is close to its lower limit p (min) j , and far from its upper limit p (max) j . Then the tool is required to maintain p j within a bound which imposes a tight limit to its variation. If, on the contrary, the bound is close to p (max) j , the e ort required is lower, and the constraint is easier to meet. Therefore exibility is de ned as
A discussion of this de nition and of the quadratic norm choice can be found in 28]. In parcar, a geometric norm is used, and the constraint-generation problem is solved by minimizing a quadratic function (the geometric norm) subject to linear constraints (7) and (8), using a standard quadratic programming (QP) package. The quality of the result depends on the estimates of parasitic limits p (min) and p (max) , which become more and more accurate as layout details are de ned during the design. The values of p (min) and p (max) are generally not known a priori. However, it is possible to compute suitable estimates, which depend on the layout algorithm used. For example, the minimum value of the cross-coupling capacitance between unrouted nets can be set either to 0, or to the crossover capacitance due to unavoidable crossings. The latter estimate, however, is possible only if the router is able to detect unavoidable net crossings. This is the case for a channel router, where wire paths have been predened in the global routing phase. With maze routing, on the contrary, the minimum value is always set to 0.
A substantial speed-up of the QP solver is achieved by removing from the problem those parasitics whose cumulative contribution to performance degradation is negligible. A threshold value < 1 is de ned (in parcar we set = 0:01). For each performance function K i , all parasitics are sorted by increasing value. The rst n i parasitics in the sorted list such that:
are considered non-critical with respect to the threshold . This procedure detects the parasitics whose cumulative contribution to performance degradation is small. To compensate for this simpli cation in the constraint-generation problem, equation (7) is modi ed by replacing K with (1 ? ) K. Notice that the sorting order may be di erent for di erent performance functions. Let P i denote the set of n i critical parasitics sorted according to performance K i . When all performance functions are considered simultaneously, the set of non-critical parasitics is
The set P of non-critical parasitics determined in this way is eliminated from further analysis. Di erent sorted lists are maintained for each kind of parasitics (capacitances, resistances and inductances) and elimination is carried out separately. This simpli cation can be very e ective, since in most cases it allows to eliminate a relevant number of negligible parasitics.
Matching Constraints
Matching constraints are drawn from high-level constraints through sensitivity analysis. Matching of devices or interconnections can be de ned as a correlation enforced between their electrical parameters, by means of a proper layout setup minimizing the e ect of technological gradients and random mask errors.
Consider two parasitics p 1 and p 2 . Within the limits of linear approximation (1), their contribution to the degradation of performance K i is It is evident that if S i; S i;p 1 (11) the contribution of p 1 and p 2 to the degradation of K i can be signi cantly reduced by increasing the correlation between the two parasitics, i.e. by enforcing matching between them. Inequality (11) determines quantitatively the bene t deriving from matching enforcement. For each pair of parasitics, their mismatch and average sensitivities are computed. If relation (11) holds, the mismatch p and the average value p replace p 1 and p 2 in the list of parasitics. In our approach, the magnitude requested to ratio Si;
Si;p is user-de ned. In our tests, we have obtained good results by requiring the ratio to be at least 10, and this value has been used in all the examples of this paper. If we assume that all parameters in p (mismatches as well as parasitics)
are independent random variables with zero mean, the variance of the degradation of performance function K i with respect to the variances of all mismatches is 2 ( K i ) = X j6 =l jS i; j;l j 2 2 ( p j;l ):
In 40], and more recently in 41], relations have been determined between variances and the relative orientation and distance between device pairs. This information can be used to translate the maximumallowed performance degradation into constraints on the physical separation and relative orientation between devices. This procedure has been described in detail in 42].
Symmetry Constraints
A quantitative approach to the determination of all parasitic and device symmetry constraints has been developed and is used to generate automatically symmetry constraints. Symmetry is recognized as a particular case of matching between devices or interconnections belonging to distinct di erential signal paths, which become e ective when the circuit is operated in di erential mode. A graphbased search algorithm, described in detail in 42], has been designed for the automated detection of all critical symmetry constraints. First, a graph is built, with a node for each circuit net, and an edge for each device, to represent the circuit connectivity. Then all virtual grounds are detected by comparing the common-and di erential-mode gains of all nets. The search algorithm recognizes all the sub-graphs whose structure has the following characteristics:
1. symmetric topology 2. matching constraints between symmetric graph elements 3. the two halves of the structure are connected with one another by one or more real or virtual ground nets. Each of these sub-graphs is a di erential structure, and the symmetry constraints are all the matching constraints recognized at Step 2.
Example
As a practical example, consider the clocked comparator compl, whose schematic is shown in Fig.3 . This comparator has been used as a benchmark in several recent works on analog CAD 32], 43], 44], due to its relevant performance sensitivity to layout details. Consider the following stray resistances (see Table 1 for notation) and the corresponding sensitivities of systematic o set V off with respect to each of them: p = 2 6 6 6 6 6 6 6 6 6 6 6 6 6 4 The cumulative e ect of all average values on performance degradation is negligible according to (9) , and therefore they are all eliminated from p. 
#
As expected, sensitivity analysis shows that delay is sensitive to stray capacitances, while resistances and mismatch a ect only o set: p = 2 6 6 6 6 6 6 6 6 6 6 6 4 3 7 7 7 7 7 7 7 7 7 7 7 With these estimates, parcar computed the following set of parasitic bounds: p (b) = 2 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 4 and a symmetric con guration, given by the following expression:
where the sum is extended to all symmetric devices. Item d(s) i is the translation needed to bring the i-th cell to a symmetric position. The value of i is 0 if mirroring and/or rotation are not needed to enforce symmetry, otherwise it is set to 10. f ma (s) is a measure of the mismatch between circuit devices. Its de nition is similar to the one of f sy (s):
i + i ) where the sum is extended to all matched devices. Item d (m) i is the translation needed to bring the i-th device inside an area of adequate matching characteristics with the other matched devices. This area can be user-speci ed or automatically computed as explained in Section III. Parameter i and has the same meaning as in (14) . f co (s) is a penalty function accounting for performance constraint violations. Its computation is key to our performance-driven approach. Estimates p (min) and p (max) of minimum and maximum interconnect capacitances and resistances are obtained on the ground of net length estimates and of the available routing layers. Using the linearized expression (1), performance degradation can be computed at each annealing iteration, and one of the following cases can apply. 1. If the maximum degradation is within the speci cations, that is S h p (max) ? p (0) i ? K 0 (15) no cost function penalty is imposed. In fact, in this case constraints (7) and (8) are met whatever values the parasitics assume. 2. Otherwise, f co (s), is a function of the constraint violation K(p).
In case 2, the penalty term is computed as follows. Let K i (min) and K i (max) be respectively the minimum and maximum values that the degradation of performance K i can assume with di erent values of parasitics.
where C i is given by
c is the ratio between the maximum and minimum value of the minimum-width unit-length substrate capacitance of interconnections on the available routing layers. If S r 1 then the values of C i for feasible and infeasible placements di er by at least one order of magnitude. In our implementation, S r = 10.
In case deterministic values for p (max) are not available, the degradation variance 2 ( K i ) is computed with the model (12) , and then compared with speci cation 2 ( K i ), using equation (15) . The added measure of violation is then treated like any other performance violation and used to drive directly the annealing algorithm.
wl ; a ; ov ; we ; sy ; ma and co are non-negative weights. Their initial default values are adjusted dynamically during the algorithm using heuristics so that, at the beginning of the annealing, area and wire length dominate in the expression of the cost function, then their importance decreases progressively, until at low temperatures overlaps, symmetries, and constraint violations become dominating.
Abutment and control of junction capacitances
Device abutment during placement is useful to reduce interconnect and junction capacitances, and to obtain substantial gain in area. It can also be used to merge the diffusion regions of MOS transistors or of other components, such as capacitors, BJTs etc. In puppy-a, abutment is obtained in two di erent ways. The rst is by dynamic device abutment (similar to the approach in koan 22]), performed by puppy-a during the annealing algorithm. In puppy-a, dynamic abutment is driven by parasitic constraints, as well as by area and wiring considerations. Instead of randomly choosing the devices to merge, the algorithm operates rst on the nets whose parasitics are critical for performance constraints. The second is through the stack generator ldo, which e ciently builds stacks containing transistors all with the same width.
Ldo 34] implements stacks of folded or interleaved MOS transistors sharing their drain and source di usions. Dense layouts can be achieved with this approach, the junction capacitances associated with shared di usions being minimized. Moreover, matching between transistors decomposed into elements stacked together is usually good, in particular if the elements are interleaved. Because of the regularity of these structures, routing is usually dense with this layout style.
The target of the stack generator can be summarized as follows:
1. obtain maximally compact stacks, so that the area occupied by the devices is minimum; 2. keep all critical capacitances at their minimum value by exploiting the abutment of source/drain di usion areas; 3. provide control over device matching, so that critically matched devices can be decomposed into interleaved elements, and common-centroid structures are obtained when symmetry constraints are enforced; 4. provide control over net length, by conveniently distributing the elements within the stacks. Ldo is based on an algorithm exploiting the equivalence between stack generation and path partitioning in the circuit graph. The algorithm is guaranteed to nd all optimum stacked con gurations, according to an optimality criterion de ned by a cost function, which takes into account parasitic criticality, matching constraints and device area. The stack generation algorithm is based on a two-phase approach, working on the circuit graph, i.e. a graph whose nodes are circuit nets, and whose edges are MOS transistors. In the rst phase, a dynamic programming procedure generates all possible paths in the circuit graphs, namely in the connected subgraphs whose nodes have no more than two adjacent edges. The second phase explores the compatibility between all paths. By solving a clique problem, an optimum set of paths is selected, which minimizes the cost function and contains all the transistors of the circuit. More details on the algorithm and its implementation can be found in 34].
In ldo, not only are symmetries fully taken into account, but they have proved e ective to reduce the computational complexity by limiting the size of the search space, while preserving the admissibility of the algorithm (i.e. the optimum solution is always found). In practice, the higher the number of symmetry constraints, the faster the algorithm runs.
By abutting elemental transistors into one stack, their source/drain regions are merged, thus reducing e ectively their junction capacitances. The cost function driving ldo tries to minimize the most critical capacitances, according to the tightness of their bounds. Junction capacitances are the only parasitics that can be directly controlled by ldo, because they are directly in uenced by the shape and inner organization of the stacks. Routing parasitics, such as interconnect stray resistances and capacitances, can be controlled e ectively only after the placement phase. This limitation can be overcome by simultaneously generating and placing the stacks. This has been achieved by means of an annealing move-set extension, to include a move called \alternative solution swap", which selects randomly a module in the circuit, and swaps it with one of its alternative implementations found by ldo. The criterion whether to accept the move is based on the usual annealing scheme 33].
Example
Consider the clocked comparator compl. Many possible stack implementations exist for this circuit. Two of such possible solutions are shown in Fig.4 . All transistors have been grouped in four sub-circuits, according to their channel widths, their matching requirements and bulk nets. Only transistors belonging to the same sub-circuit can belong to the same stack. The two solutions only di er by the implementation of the stack containing the input differential pair. In the rst realization they are interleaved in a common-centroid pattern, which minimizes device mismatch, but usually requires a considerable area overhead, due to the complex routing required. The second solution is symmetric, but without the common-centroid structure. The choice between such alternative realizations is left to the user or it can be made automatically during the placement phase on the ground of area and routing considerations. In both solutions, critical nets 55, 56, 15, 16, whose capacitance toward the substrate strongly inuences the comparator speed, have been kept in internal positions when possible. Their capacitances are reported in Table 2 . In both cases stack abutment yielded a reduction of net capacitance. Such a reduction can be exploited to improve the exibility of the routing stage. For example, consider nets 55 and 56. Abutment allowed each of them to be reduced by more than 6.6fF, which in our process is the capacitance of a 136 m-long minimum-width metal-1 wire. Therefore the router is allowed to draw longer wires for the sensitive nets, thus increasing the success rate and the robustness of the entire layout synthesis.
These capacitance values constitute new nominal values and better lower limits, and can be used to compute a new set of bounds. By using these values: 1:5ns 1mV 1mV 3 5 Here the delay degradation, due to the insertion of junction capacitances, is apparent. The next set of bounds found by parcar is the following: p (b) = 2 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 4 (17) Notice that all bounds on critical capacitances have been lowered, because the degradation allowed to delay is smaller than in the previous step. In fact half of the degradation allowed at the beginning of the layout design has been introduced by junction capacitances alone, and the remaining half will be available to the remaining tools (i.e. placement and routing tools). The placement of Fig.5 was obtained with the set of bounds (17) . After placement, estimates of the minimum values of all critical parasitics can be drawn, taking into account the junction capacitances of all terminals and the estimated minimum length of interconnections between terminals: p (0) = p (min) = 2 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 4 In the channel router art 24], the two-layer gridless channel-routing problem 47] is represented by a verticalconstraint graph (VCG) whose nodes correspond to the horizontal segments of a net or subnet. An undirected edge links two nodes if the associated segments have a common horizontal span. A directed edge links two nodes if one segment has to be placed above the other because of pin constraints. The weight of an edge is the minimumdistance between the center lines of two adjacent segments. Hence the channel routing problem is formulated as the problem of directing all the undirected edges so as to minimize the longest directed path in the VCG. The length of such path corresponds to the channel width. Over-constraints can be solved by assigning to each net more than one node in the VCG. However, with this approach we introduce additional capacitive couplings due to the wire jogs. In the current implementation of art, one VCG node is supported for each net.
In art, all parasitic bounds are mapped into constraints for the VCG. Within a channel, nets provide two di erent contributions to cross-coupling capacitance: crossover capacitances between overlapped orthogonal wire segments, and capacitances between segments running parallel to each other. Both depend on the distribution of terminals along the channel edges. Unavoidable crossovers can be determined directly on the ground of the terminal positions. If such a crossover is detected, it introduces a lower bound for the cross-coupling capacitance between the corresponding nets. The coupling between horizontal adjacent edges is controlled by their minimum separation, and therefore it is proportional to the weight of the corresponding edge in the VCG. This contribution can be theoretically reduced at will by inserting su cient space, or by exploiting the shielding e ect due to other wires. Shielding nets can be inserted on purpose, if the presence of a further wire segment in the channel is more convenient in terms of area than extra spacing. In art, this is automatically carried out by adding a new node and edges to the VCG.
Perfect mirror symmetry can be achieved when symmetric nets are restricted to di erent sides of the symmetry axis (i.e. they don't cross). If the horizontal spans of a pair of symmetric nets intersect the symmetry axis, perfect mirror symmetry cannot be achieved. However, good parasitic matching can be obtained between the nets with the technique illustrated in Fig.6 . A \connector" allows two symmetric segments to cross over the axis. Resistances and capacitances of the two nets are matched, because for each one the connector introduces the same interconnect length, the same number of corners on each layer, and the same number of vias. Only coupling capacitances with other nets running close to the connector will su er slight asymmetries.
Area Routing
Road 31] is a maze router based on the A* algorithm 48], using a relative grid with dynamic allocation. For each net, the path found by the maze router is the one of minimum length. If a cost function is de ned on the edges of the grid, the path found is the one minimizing the integral of the cost function. In road, the cost function is a weighted sum of several non-homogeneous items. Let N be the set of all nets. On a given grid edge x with length L(x), on layer l, the cost function for a net N 2 N has the following form:
A (19) where:
Cr(x) is a measure of local area crowding. It is computed in a simpli ed form, by giving over-congested areas steep cost function \hills", which prevent future wires from crossing these areas. Area crowding Cr(x) is given by
Cr(x) = 0; if R 1 Cr max if R > 1 (20) where Cr max is a large constant (the height of the \hills"), and R is the ratio between the needed room for the new wire which has to be built, and the room available on the sides of edge x: R = needed room available room : R u (l) is the resistance of a minimum-width unit-length wire segment on layer l. C u (l) is the capacitance to bulk of a minimum-width unit-length wire segment on layer l. The model is described in Appendix. C n (x) is the capacitance between a unit-length wire segment located across edge x and the wire implementing net n. The model is described in Appendix. w Ru , w Cu and w Cn are weights regulating the relative importance of each item. Cr 0 , R 0 , C 0 , C P are reference parameters providing dimensional homogeneousness to the addenda and a meaning to their comparison. Weights provide an e cient way to limit the magnitude of critical parasitics. Performance sensitivities to parasitics are used to generate the weights for the cost function driving the area router. The contribution of a parasitic to performance degradation is proportional to the sensitivity and inversely proportional to the maximumvariation range allowed to that performance. The weight w j associated to parasitic p j is de ned as follows:
where P 0 is a normalization factor, such that, if sensitivities are not all zero, at least one weight is set to 1, and the others are all between 0 and 1. The dimensional unit of P 0 ( ; V; F; : : :) depends on the parasitic type. With this de nition, each item in (19) can be interpreted as the contribution to performance degradation due to one of the parasitics introduced by the wire segment routed along edge x of the grid. The routing schedule is determined with a set of heuristic rules set up and tuned with experimental tests. The higher the number of constraints on a net, the higher is its priority. We de ne a number of properties that a net can have, for instance symmetry, belonging to the class of supply nets, of clocks etc. The priority of net n is given by the following expression:
where Prop j (n) is 1 if net n has the j-th property, and 0 otherwise. Parameters w pi are the same parasitic weights used to de ne the cost function (19) , while a j and a pi are priority weights expressing the importance of each property. Priority weights are assigned in such a way that maximum priority is given to symmetric nets, followed by supply nets and then by nets with tight electrical requirements. The most di cult nets are routed rst, and the unrouted ones are less and less critical as the circuit crowding increases. If two nets have the same priority, the shorter one is routed rst.
After performing the weight-driven routing, parasitics are extracted and performance degradation is estimated and compared with its speci cations. If constraints (6) are not met, the weights of the most sensitive parasitics are raised and routing is repeated. When the weights of all sensitive parasitics hit their maximum value (that is 1), iterations stop. This means that even considering maximum criticality for the sensitive parasitics, routing is not possible on the given placement, without constraint violations. In this case, the circuit placement needs to be generated again, using a wider range of variation for the detected sensitive parasitics.
Symmetries
Road is able to nd symmetric paths for di erential signals with symmetric placements, even in the presence of a non-symmetric distribution of terminals. The algorithm, described in detail in 31], is illustrated in Fig.7 . Let us assume without loss of generality that the symmetry axis is vertical and it splits the circuit into a left half and a right half. If the placement is not perfectly symmetric, we consider the outline determined by the union of real obstacles and virtual obstacles obtained by mirroring each obstacle with respect to the symmetry axis. First every net is built considering only the terminals located on the left side of the symmetry axis or on the border of the wiring space, that is not contained by any virtual image of an obstacle. The wire segments de ned in this way are called left-side segments. Then, each left-side segment is mirrored with respect to the symmetry axis. Next, the routing is extended to cover the portions of area occupied by virtual obstacles, but not by real obstacles. The segments whose existence is not required for the full net connectivity are pruned. Only those branches of non-symmetric nets should be pruned, that don't cross or run close to symmetric nets.
Electrostatic Shields
Decoupling based only on wire spacing can increase excessively area, and this can be avoided by inserting wire stubs, connected to a virtual ground, shielding critically coupled wires. Shields are built after all wires have been routed. Given two wires to be decoupled, rst a grid node between each pair of parallel segments of the two wires is found, or generated by dynamic grid allocation. On each of these node, area congestion is computed with expression (20) , and a terminal is de ned wherever congestion is suciently low, i.e. where Cr(x) < Cr max . Next, a new wire is routed through all these terminals, and connected (with null weight on resistive constraints) to the proper ground node. If local congestion doesn't allow to create a suitable shield, then we pass to the re-route phase as described above. With the high-level constraints (13), now only 1:5ns of delay degradation are allowed to the router, of which 0:4ns have been recognized as being unavoidable with this placement. Therefore tight bounds will have to be enforced by the router. In fact parcar now requires the following bounds: p (b) = 2 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 4 7 7 7 7 7 7 7 7 7 7 7 7 5 Comparing the capacitive bounds with the junction capacitances (16) computed after module generation, it is evident that 42:5fF are available for routing nets 15 and 16, and 32:7fF are available for nets 55 and 56. The layout routed by road is shown in Fig.8 . Simulation results after extraction of the routed layout give a delay of 6:5ns and an o set of 756 V .
VI. Compaction
Sparcs-a 49] is a mono-dimensional constraint-graph (CG) longest-path compactor, implementing algorithms to enforce symmetry and parasitic constraints. The role of compaction in the constraint-driven approach is important for two reasons:
1. Constraints enforced by the previous layout steps, such as parasitic bounds, symmetries, and shields, should not be disrupted for the sake of area minimization. The compactor must be able to respect and if necessary to enforce such constraints. 2. The compactor can recover design-rule errors and constraint violations. Hence the requirements on placement and routing in terms of constraint enforcement can be relaxed. Since compaction has generally higher computational e ciency than routing, the overall CPU cost of layout design can be substantially reduced. Thus, in addition to reducing chip area, compaction also improves the e ciency and robustness of the entire analog synthesis process by permitting the use of more aggressive techniques during placement and routing. The algorithm implemented in sparcs-a takes advantage of the high speed of the CG-based technique to provide a good starting point to a Linear Programming (LP) solver. Mono-dimensional compaction is iterated alternatively in the two orthogonal directions, until no area improvement is achieved. The algorithm used in each iteration is the following:
1. With the CG technique, solve the spacing problem without symmetry constraints. 2. Use the simplex linear programming algorithm to solve the symmetry constraints, using the CG solution as initial starting point. 3. Round o the coordinates of the elements laying out of the critical path 4. Verify that all constraints are satis ed Using the CG solution as starting point is key to a signicant speed-up in the solution of the linear problem. Compared to previous approaches 23] solving compaction using an LP solver, this algorithm represents a substantial improvement. In fact in our case the LP solver starts from a feasible con guration which is already close to the nal solution. The range of cases that can be managed with acceptable computational complexity is therefore signicantly broadened 50]. Control over cross-coupling capacitances is enforced by modifying the constraint-graph before computing the longest path. Proper distances between parallel interconnection edges are kept to maintain crosscoupling capacitances below their bounds. This is achieved by employing a heuristic which adds extra spacing between wire segments, based on the need for decoupling and on their length, which has a direct impact on the overall area. The procedure implementing this heuristic is the following.
procedure modify-graph /* Purpose: Add constraints to improve capacitive decoupling * /* Since this procedure is called only if some performance violation * /* has been found, we know that at least one bound has been exceeded. * for each cross-coupling C j such that C j > C b j :
let j = current min. distance between any two parallel segments contributing to C j j = j + mindist(C j ;C b j )
for each pair P i of parallel segments: let d i = current minimum distance between the segments of pair P i ; if d i < j then Add constraint to graph requiring d i j between the segments end end C j indicates the j-th cross-coupling capacitance, and C b j is the bound on its maximum value. Function mindist(C j ; C b j ), which depends on the model used for capacitances (see Appendix), returns the minimum distance increment to add between parallel segments of the j-th pair of wires, to reduce their cross-coupling capacitance from C j to C b j . For each cross-coupling C j exceeding its bound C b j , j is the minimum distance to be kept between parallel segments of the j-th pair of wires. The distance increment is a function of the parasitic bound violation: the bigger the violation, the wider the extra spacing added. Notice that in procedure modify-graph, spacing is added not only between the nearest segments, but also between all the segment pairs whose distance is less than j .
The spacing step implemented by procedure modifygraph can introduce over-constraints making the graph unsolvable. An example where this situation might occur is illustrated in Fig.9 . Two wire segments are connected to terminals A and B, whose relative position is xed with respect to the instance of a sub-cell. An over-constraint, due to a positive loop in the CG, is generated if the spacing required between the segments is j > D?W 1 ?W 2 . When a positive loop is detected, a pruning procedure is invoked, which removes the newly-added spacing constraints contained in the positive-weight loops. In such situation, the task of decoupling the two nets is left to the remaining segment pairs. If a feasible solution involving the remaining segment pairs does not exist, an error is reported because the constraint cannot be met.
One of the main advantages of the longest-path compaction algorithm is that right after each compaction step it provides the exact value of the minimum layout pitch. This can be exploited to add geometric constraints together with electrical performance speci cations. Let us consider, without loss of generality, a horizontal compaction step. The pitch W of the longest path can be checked against the maximum size W max allowed to the circuit width. If it is smaller, the di erence between them is the maximum amount by which the vertical parallel wire segments be-longing to the longest path itself can be brought apart from each other. Otherwise, all such pairs of wire segments must be kept at their minimum distance. This corresponds to an additional constraint: X i i min(0; W max ? W lp ) (21) where the sum is extended to all the vertical segment pairs laying on the longest path. Aspect ratio constraints can be reduced to absolute-size constraints by considering, at each step, the pitch of the layout in the orthogonal direction as xed.
Example
Consider once more the clocked comparator compl. As shown at the end of Section V, after routing the problem instances are the following: p (0) = 2 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 4 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 5 Notice that now resistive mismatch has become critical because of the shrunk margin allowed to o set degradation. Of the capacitive parasitics, C 55 and C 56 have been recognized as more critical than the others, and their bounds have been further tightened with respect to their previous values used to drive the router. Other bounds on C 15 and C 16 have been relaxed as a consequence. The layout produced with this set of bounds is shown in Fig.10 Simulation showed that in the compacted layout performance speci cations were met with an o set of 743 V and a delay of 6:7ns.
VII. Results
All the tools described in this paper have been implemented within the octtools framework of the University of California at Berkeley. This has allowed us to test the described algorithms, and to validate the methodological approach on a large set of test circuits. All sensitivity computation and simulations have been done using spice-3 38] .
This section reports a few circuit examples to illustrate the methodology and the results which can be achieved. For sake of clarity only a portion of the circuit in Fig.11 is quantitatively analyzed in terms of the e ects on performance by interconnect parasitics. In Fig.12 the input di erential pair and its active load are shown. Three different solutions found by ldo are shown in Fig.13 . All meet matching and symmetry requirements, have the same values for all critical junction capacitances, and require the same area for active devices, i.e. for ldo the costs of the three implementations are the same. According to the notation de ned in Notice that o set sensitivities are not null only w.r.t. mismatch parameters. Consider now the three alternative implementations shown in Fig.13 . Realization (a) requires the smallest routing area for nets 6 and 9. This implies low interconnect resistances and capacitances and therefore low ! 0 degradation. Estimations of parasitics would yield a ! 0 of -74 KHz and a V off of 0:3mV . Clearly only one speci cation can be met with such a con guration, unless the speci cation on o set is relaxed. This is mainly due to the role played by the threshold voltage mismatch. In realization (c) both the di erential pair and the active load are tightly interleaved, and therefore the threshold voltage mismatch is minimized, though at the expenses of capacitive cross-coupling and of substrate capacitance of nets 6 and 9. In fact ! 0 exceeds the speci cations (-173.98 KHz), while V off becomes acceptable (150.33 V ). If both tight performance constraints are speci ed simultaneously, a trade-o con guration must be chosen. For instance, in realization (b) the di erential pair is interleaved in a common-centroid pattern, while the active load is implemented in a simpler way. With this con guration, both constraints are satised. In fact V off and ! 0 are 148.0 V and 97.2 KHz , respectively. Notice that this particular layout cannot be found with any tool relying only on automatic abutment during placement, because of the interleaved pattern in the di erential pair. Nor could it be generated with standard module generators 51], unless a detailed knowledge of the circuit structure was known a priori. Table 3 shows some of the most critical parasitic constraints found by parcar. As expected, the main contribution to voltage o set is due to parasitic resistances responsible for source degeneration of the input pair. The input source followers (MP10-11 and MP8-9) are less critical than the high-gain pairs (MN3-4, MN1-2 and MP2-3).
The complete layout of fastcomp is shown in Fig.15 . Fig.16 shows two details of the layout area highlighted in Fig.15 , respectively with and without parasitic and topological constraint enforcement. In the right-hand side example, large capacitive couplings between critical nets are clearly visible. In particular, a considerable mismatch is present between nets 7 and 8. The capacitance of nets 3,4,9,10 is large, thus slowing down the signal path. These capacitances are much smaller in the example shown in the left-hand side. Notice that relatively large cross-couplings between nets 3,4 and 9 were accepted due to their low criticality. A performance comparison of both the constrained and the unconstrained layouts is summarized in Table 4 . Table 5 lists the CPU times required on a DECstation 5000/240 for each layout phase.
Example: mph Fig.17 shows the schematic of a micro-power ampli er. This is an example that shows how the layout methodology described in this paper ts also tight constraint speci cations on relatively large circuits. The complete layout of mph is shown in Fig.18 . Results for this layout are reported in Table 6 , compared with the data from a hand-made implementation of the same circuit, made by an experienced designer. The comparison between the layouts shows the usefulness of the constraint-driven approach. Table 7 shows the CPU times required by each phase of the design, referred to a Decstation 5000/240. Due to the very large set of critical parasitics and the tightness of constraints, parcar required a considerably longer CPU time than with fastcomp and the previous examples. Table 8 summarizes the results obtained with the tools described in this paper on a set of benchmarks of industrial strength. In each of these examples, all the performance speci cations have been met. CPU times refer to a Decstation 5000/240.
VIII. Conclusions
In this paper we have presented a constraint-driven methodology for the design of analog layout, supported by a set of specialized tools. The key points of the methodology can be summarized as follows:
We apply a rigorous methodology to translate highlevel performance speci cations into the set of constraints that the tools are able to control. The constraint generation technique guarantees that if we can satisfy the low-level constraints, all high-level specications will be met. At each step of the layout design the tools are able to enforce constraints on all low-level parameters of the circuit. Infeasibility is detected as soon as possible in the design ow. A quantitative analysis allows us to determine the causes of infeasibility and to address a redesign strategy. The tools presented cover all the major steps of layout synthesis, namely placement, routing and compaction. The presence of a constraint-aware compactor allows the routing phase a more aggressive approach, thus improving the success rate and the robustness of the entire synthesis. All tools have been integrated in an environment where they share the data-base, the constraint representation, the parasitic models, and the performance analysis methods.
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